

QSeven 2.0 Reference Board

DISCLAIMER

SECO SRL provides these schematics only in accordance to support the receiver company for its internal activities .
The schematics are provided "AS IS". SECO make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to, all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right.
You acknowledge and agree that these schematics are provided as an example only and that you will exercise your own independent analysis and judgment in your use of these materials.
SECO assumes no liability for your use of these materials or your product design.
The schematic and the information provided are subjected to obligations of secrecy, thus the receiver has the obligation to not disclose to third parties and to only utilize such information for internal use.

Contents

Page 1	MAIN
Page 2	Block Diagram
Page 3	Qseven Connector
Page 4	PCI-e Clock Buffer
Page 5	MUX PCI-e, SATA, USB 2.0
Page 6	SATA, Feature, LPC, I2C, SPI
Page 7	Audio
Page 8	PCI-e (Slot x16)
Page 9	PCI-e (3 x PCI-e x1 slots)
Page 10	miniPCI-e + SIM Slots
Page 11	HDMI/DP Slot
Page 12	LVDS/eDP Slot
Page 13	CAN interface, POST Codes display
Page 14	Super I/O #1 (W83627DHG)
Page 15	Super I/O #2 (XR28V384)
Page 16	USB 3.0 ports, USB 2.0 ports #6 #7
Page 17	USB 2.0 ports #2 ÷ #5
Page 18	SDIO, Battery, Speaker, LEDs
Page 19	FANS, ETHERNET
Page 20	Power #1
Page 21	Power #2
Page 22	MFG, Debug Uart, Qseven UART
Page 23	Holes, GND Probes


Reference Table







Capacitors CC (Ceramic), CE (Electrolytic):
After the value, it is shown the Minimum Rated Voltage (MRV).
If this it is not shown, then it is implicit that MRV is 6.3V.
Components with /X indications are foreseen in the PCB but must not be mounted

RECOMMENDED OPERATING CONDITIONS

Supply voltage.....12V ± 5%

SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board		Created SGET	
Size A3	Page Name Main page	Rev 1	
Date:	Wednesday, May 13, 2015	Sheet	1 of 23






SECO S.r.l.
Via Calamandrei 91
52100 Arezzo
Italy





SECO

Schematic Title: Q7 2.0 Reference Board
Created: SGET


Size: A3
Page Name: Q7 2.0 connector
Rev: 1

Date: Wednesday, May 13, 2015
Sheet: 3 of 23







FEATURE




LPC Test connector




I2C Eeprom SOCKET





SPI connector




SPI FLASH SOCKET



SATA 0



SATA 1




SECO S.r.l.
Via Calamandrei 91
52100 Arezzo
Italy




Schematic Title Q7 2.0 Reference Board		Created SGET
Size A3	Page Name Sata, Feature connector,LPC	Rev 1
Date: Wednesday, May 13, 2015	Sheet 6	of 23

AUDIO CODEC





SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy		
Schematic Title Q7 2.0 Reference Board		Created SGET
Size A3	Page Name Audio	Rev 1
Date: Wednesday, May 13, 2015		Sheet 7 of 23





PCIeX x16

SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board			Created SGET
Size A3	Page Name PCIeX16		Rev 1
Date: Wednesday, May 13, 2015		Sheet 8 of 23	



PCI Express X1 SLOT 1



PCI Express X1 SLOT 2









PCI Express X1 SLOT 3




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board			Created SGET
Size A3	Page Name PCIeX1		Rev 1
Date: Wednesday, May 13, 2015			Sheet 9 of 23


PCI Express Mini Card




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board			Created SGET
Size A3	Page Name mPCIe		Rev 1
Date: Wednesday, May 13, 2015		Sheet 10 of 23	


HDMI / DISPLAYPORT





SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy		
Schematic Title Q7 2.0 Reference Board		Created SGET
Size A3	Page Name HDMI,DP	Rev 1
Date: Wednesday, May 13, 2015		Sheet 11 of 23

LVDS/eDP




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board		Created SGET	
Size A3	Page Name LVDS	Rev 1	
Date: Wednesday, May 13, 2015		Sheet 12 of 23	

CAN-BUS









LPC POSTcode




Jumper in pos- 1-2 for address 90 / 94H
Jumper in pos- 2-3 for address 80 / 84H (default)


POST_DISP A R	R173	R-100	SIZE = 0603	POST_DISP A
POST_DISP B R	R177	R-100	SIZE = 0603	POST_DISP B
POST_DISP C R	R178	R-100	SIZE = 0603	POST_DISP C
POST_DISP DP R	R179	R-100	SIZE = 0603	POST_DISP DP
POST_DISP D R	R180	R-100	SIZE = 0603	POST_DISP D
POST_DISP E R	R181	R-100	SIZE = 0603	POST_DISP E
POST_DISP F R	R182	R-100	SIZE = 0603	POST_DISP F
POST_DISP G R	R183	R-100	SIZE = 0603	POST_DISP G



SECO S.r.l.
Via Calamandrei 91
52100 Arezzo
Italy

Schematic Title Q7 2.0 Reference Board		Created SGET
Size A3	Page Name 7 seg display / Can	Rev 1
Date: Wednesday, May 13, 2015	Sheet 13	of 23





SECO S.r.l.
Via Calamandrei 91
52100 Arezzo
Italy







SECO

Schematic Title: Q7 2.0 Reference Board
Created: SGET



Size: A3
Page Name: SUPER IO EXAR
Rev: 1

Date: Wednesday, May 13, 2015
Sheet: 15 of 23

USB 3.0 HOST





USB 3.0 OTG












SW6 options
 Switch #1: ON - USB 3.0 port #0 enabled
 OFF - USB 2.0 ports #6 and #7 enabled
 Switch #2: ON - USB 3.0 port #1 enabled
 OFF - USB 2.0 ports #4 and #5 enabled
 Switch #3: ON - USB port #2 on type A slot CN49
 OFF - USB port #2 on miniPCI-e slot CN18

SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board		Created SGET	
Size A3	Page Name USB 3.0 / USB 2.0 INTERNAL	Rev 1	
Date: Wednesday, May 13, 2015		Sheet 16 of 23	




USB 2.0




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board		Created SGET	
Size A3	Page Name USB 2.0 / USB SETUP	Rev 1	
Date: Wednesday, May 13, 2015		Sheet 17 of 23	






FAN CONTROL




ETHERNET









SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy		
Schematic Title Q7 2.0 Reference Board		Created SGET
Size A3	Page Name FAN / ETHERNET	Rev 1
Date: Wednesday, May 13, 2015		Sheet 19 of 23



SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board		Created SGET	
Size A3	Page Name POWER 1	Rev 1	
Date: Wednesday, May 13, 2015	Sheet 20		of 23




Place jumper pos. 1-2 for ATX PSU controlled mode(default)
Place jumper pos. 2-3 for ATX PSU in AT mode




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy				
Schematic Title Q7 2.0 Reference Board				Created SGET
Size A3	Page Name POWER 2	Date: Wednesday, May 13, 2015	Sheet 21 of 23	Rev 1




Place jumper pos. 1-2 to connect RSTBTN# to SRST# (default)
Place jumper pos. 2-3 to connect JTAG_TRST# to SRST#




Place jumper pos. 1-2 to place pull-up on JTAG_TMS (default)
Place jumper pos. 2-3 to place pull-down on JTAG_TMS




Place jumper pos. 1-2 to place pull-up on JTAG_TRST# (default)
Place jumper pos. 2-3 to place pull-down on JTAG_TRST#



Place jumper pos. 1-2 to connect JTAG (default)
Place jumper pos. 2-3 to connect Debug UART




Place jumper pos. 1-2 to connect JTAG (default)
Place jumper pos. 2-3 to connect Debug UART




JTAG connector



No jumper for JTAG_TRST# signal externally not available
Place jumper for JTAG_TRST# signal externally available (default)



Debug UART




Qseven UART




SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board			Created SGET
Size A3	Page Name DEBUG UART		Rev 1
Date: Wednesday, May 13, 2015		Sheet 22 of 23	


Carrier HOLES




Qseven STANDARD HOLES



uQseven STANDARD HOLES



GROUND PROBES



SECO S.r.l. Via Calamandrei 91 52100 Arezzo Italy			
Schematic Title Q7 2.0 Reference Board			Created SGET
Size A3	Page Name CONFIGURATION	Rev 1	
Date: Wednesday, May 13, 2015	Sheet 23	of 23	