# SBC

# User Manual



# **ICARUS**

Single Board Computer
with Intel® Atom™ X Series, Intel® Celeron® J / N
Series, Intel® Pentium® J / N Series (formerly Elkhart
Lake) Processors on picolTX form factor



# **REVISION HISTORY**

1.0 27 <sup>th</sup> July 2023 First Official Release. SO	Revision	Date	Note	Ref
	1.0	27 <sup>th</sup> July 2023	First Official Release.	SO

#### All rights reserved. All information contained in this manual is proprietary material of SECO S.p.A.

Unauthorized use, duplication, or modification by any means without prior consent of SECO S.p.A. is prohibited.

Every effort has been made to ensure the accuracy of this manual. However, SECO S.p.A. accepts no responsibility for any inaccuracies, errors or omissions herein. SECO S.p.A. reserves the right to change precise specifications without prior notice to supply the best product possible.

For further information on this module or other SECO products, but also to get the required assistance for any and possible issues, please contact us using the dedicated web form available at www.seco.com (registration required).

Our team is ready to assist.



# INDEX

6
7
8
8
9
9
9
10
11
12
13
14
15
16
17
17
18
19
19
20
21
22
23
24
25
25
25
26
27
28
29
30

3.3.8	Gigabit Ethernet connectors	30
3.3.9	COM Port Header	31
3.3.10	FAN connector	31
3.3.11	Recovery Switch	31
3.3.12	GPIO Header	32
3.3.13	I2C, SPI Header	32
3.3.14	CAN Header	33
3.3.15	Audio Header	33
3.3.16	Buttons / LED Header	34
Chapter 4.	BIOS SETUP	35
4.1 Aptic	setup Utility	36
4.2 Mair	setup menu	37
4.2.1	System Date / System Time	37
4.3 Adva	anced menu	
4.3.1	Trusted computing submenu	39
4.3.2	ACPI Settings submenu	39
4.3.3	S5 RTC Wake Settings submenu	40
4.3.4	CPU Configuration submenu	40
4.3.5	AMI graphic Output Protocol Policy submenu	
4.3.6	PCI Subsystems Settings	41
4.3.7	Network Stack configuration submenu	42
4.3.8	CSM configuration submenu	42
4.3.9	NVMe configuration submenu.	43
4.3.10	SDIO configuration submenu	43
4.3.11	USB configuration submenu	43
4.3.12	Platform Trust technology submenu	
4.3.13	Main Thermal Configuration submenu	44
4.3.14	HSUART Transceiver Configuration submenu	
4.3.15	LVDS Configuration submenu.	
4.3.16	SMBIOS Information	46
4.3.17	Embedded Controller submenu	46
4.3.18	M.2 peripheral management submenu.	49
4.3.19	ACPI Devices Configuration submenu	
4.4 Chip	set menu	51



4.4.1	South Bridge submenu	. 51
4.4.2	Uncore Configuration submenu	
4.4.3	South Cluster Configuration submenu	
4.5 Se	curity menu	57
4.5.1	Secure Boot submenu	. 57
4.6 Bc	oot menu	
4.7 Sa	ve & Exit menu	. 59
Chapter 5.	APPENDICES	60
5.1 Th	ermal Design	61

# Chapter 1. INTRODUCTION

- Warranty
- Information and assistance
- RMA number request
- Safety
- Electrostatic discharges
- RoHS compliance
- Safety Police
- Terminology and definitions
- Reference specifications





### 1.1 Warranty

This product is subject to the Italian Law Decree 24/2002, acting European Directive 1999/44/CE on matters of sale and warranties to consumers.

The warranty on this product lasts for 1 year.

Under the warranty period, the Supplier guarantees the buyer assistance and service for repairing, replacing or credit of the item, at the Supplier's own discretion.

Shipping costs that apply to non-conforming items or items that need replacement are to be paid by the customer.

Items cannot be returned unless previously authorised by the supplier.

The authorisation is released after completing the specific ticketing procedure <a href="https://support.seco.com/">https://support.seco.com/</a> (web RMA). The RMA authorisation number must be put both on the packaging and on the documents shipped with the items, which must include all the accessories in their original packaging, with no signs of damage to, or tampering with, any returned item.

The error analysis form identifying the fault type must be completed by the customer and has must accompany the returned item.

If any of the above-mentioned requirements for RMA is not satisfied, the item will be shipped back and the customer will have to pay any and all shipping costs.

Following a technical analysis, the supplier will verify if all the requirements, for which a warranty service applies, are met. If the warranty cannot be applied, the Supplier will calculate the minimum cost of this initial analysis on the item and the repair costs. Costs for replaced components will be calculated separately.

SECO offers Engineering Samples for early evaluation and development. Engineering Samples are sold "as-is" with no warranty of any kind, neither explicit nor implied.

Here <a href="https://www.seco.com/it/EngineeringSamplesPolicy">https://www.seco.com/it/EngineeringSamplesPolicy</a> is defined the framework of SECO and customer responsibilities regarding Engineering Samples.



Warning!

All changes or modifications to the equipment not explicitly approved by SECO S.p.A. could impair the equipment's functionality and could void the warranty.



### 1.2 Information and assistance

What do I have to do if the product is faulty?

SECO S.p.A. offers the following services:

- SECO website: visit <a href="http://www.seco.com">http://www.seco.com</a> to receive the latest information on the product. In most of the cases it is possible to find useful information to solve the problem.
- SECO Sales Representative: the Sales Rep can help to determine the exact cause of the problem and search for the best solution.
- SECO Help-Desk: contact SECO Technical Assistance. A technician is at disposal to understand the exact origin of the problem and suggest the correct solution.

E-mail: technical.service@seco.com

Fax (+39) 0575 350210

- Repair center: it is possible to send the faulty product to the SECO Repair Centre. In this case, follow this procedure:
  - o Returned items must be accompanied by a RMA Number. Items sent without the RMA number will be not accepted.
  - o Returned items must be shipped in an appropriate package. SECO is not responsible for damages caused by accidental drop, improper usage, or customer neglect.

Note: Please have the following information before asking for technical assistance:

- Name and serial number of the product;
- Description of Customer's peripheral connections;
- Description of Customer's software (operating system, version, application software, etc.);
- A complete description of the problem;
- The exact words of every kind of error message encountered.

# 1.3 RMA number request

To request a RMA number, please visit SECO's web-site. On the home page, please select "RMA Online" and follow the procedure described.

A RMA Number will be sent within 1 working day (only for on-line RMA requests).



### 1.4 Safety

The board uses only extremely-low voltages.

While handling the board, please use extreme caution to avoid any kind of risk or damages to electronic components.

Always switch the power off, and unplug the power supply unit, before handling the board and/or connecting cables or other boards.

Ī

Avoid using metallic components - like paper clips, screws and similar - near the board when connected to a power supply, to avoid short circuits due to unwanted contacts with other board components.

If the board has become wet, never connect it to any external power supply unit or battery.

Check carefully that all cables are correctly connected and that they are not damaged.

# 1.5 Electrostatic discharges

The board, like any other electronic product, is an electrostatic sensitive device: high voltages caused by static electricity could damage some or all the devices and/or components on-board.

!

Whenever handling this product, ground yourself through an anti-static wrist strap. Placement of the board on an anti-static surface is also highly recommended.

# 1.6 RoHS compliance

The board is designed using RoHS compliant components and is manufactured on a lead-free production line. It is therefore fully RoHS compliant.



# 1.7 Safety Police

In order to meet the safety requirements of EN62368-1:2014 standard for Audio/Video, information and communication technology equipment, this product shall be:

- used inside a fire enclosure made of non-combustible material or V-1 material (the fire enclosure is not necessary if the maximum power supplied to the module never exceeds 100 W, even in worst-case fault);
- used inside an enclosure (the enclosure is not necessary if the temperature of the parts likely to be touched never exceeds 70 °C);
- installed inside an enclosure compliant with all applicable IEC 62368-1 requirements;

The manufacturer which includes this product in his end-user product shall:

- verify the compliance with B.2 and B.3 clauses of the EN62368-1 standard when the module works in its own final operating condition;
- Prescribe temperature and humidity range for operating, transport and storage conditions;
- Prescribe to perform maintenance on the module only when it is off and has already cooled down;
- Prescribe that the connections from or to the Module have to be compliant to ES1 requirements;
- The module in its enclosure must be evaluated for temperature and airflow considerations;
- Install in a way that prevents the access to the board from children;
- Use along with CPU heatspreader/heatsinks designed according to the thermal and mechanical characteristics.



# 1.8 Terminology and definitions

ACPI Advanced Configuration and Power Interface, an open industrial standard for the board's devices configuration and power management

AHCI Advanced Host Controller Interface, a standard which defines the operation modes of SATA interface

API Application Program Interface, a set of commands and functions that can be used by programmers for writing software for specific Operating

Systems

BIOS Basic Input / Output System, the Firmware Interface that initializes the board before the OS starts loading

CEC Consumer Electronics Control, an HDMI feature which allows controlling more devices connected together by using only one remote control

DDC Display Data Channel, a kind of I2C interface for digital communication between displays and graphics processing units (GPU)

DDR Double Data Rate, a typology of memory devices which transfer data both on the rising and on the falling edge of the clock

EHCI Enhanced Host Controller interface, a high-speed controller for USB ports, able to support USB2.0 standard

FFC/FPC Flexible Flat Cable / Flat Panel Cable

GBE Gigabit Ethernet
Gbps Gigabits per second

GND Ground

GPI/O General purpose Input/Output

HD Audio High Definition Audio, most recent standard for hardware codecs developed by Intel® in 2004 for higher audio quality

HDMI<sup>™</sup> High Definition Multimedia Interface, a digital audio and video interface

12C Bus Inter-Integrated Circuit Bus, a simple serial bus consisting only of data and clock line, with multi-master capability

LPDDR4 Low Power DDR, 4<sup>th</sup> generation

LVDS Low Voltage Differential Signaling, a standard for transferring data at very high speed using inexpensive twisted pair copper cables, usually used for

video applications

Mbps Megabits per second

MMC/eMMC MultiMedia Card / embedded MMC, a type of memory card, having the same interface as the SD card. The eMMC is the embedded version of the

MMC. They are devices that incorporate the flash memories on a single BGA chip.

N.A. Not ApplicableN.C. Not Connected

OpenCL Open Computing Language, a software library based on C99 programming language, conceived explicitly to realise parallel computing using

Graphics Processing Units (GPU)

OpenGL Open Graphics Library, an Open Source API dedicated to 2D and 3D graphics



OS Operating System

PCI-e Peripheral Component Interface Express

PSU Power Supply Unit
PWM Pulse Width Modulation

PWR Power

PXE Preboot Execution Environment, a way to perform the boot from the network ignoring local data storage devices and/or the installed OS

SATA Serial Advance Technology Attachment, a differential full duplex serial interface for Hard Disks

SD Secure Digital, a memory card type

SDHC Secure Digital Host Controller

SIM Subscriber Identity Module, a card which stores all data of the owner necessary to allow him accessing to mobile communication networks

SM Bus System Management Bus, a subset of the I2C bus dedicated to communication with devices for system management, like a smart battery and

other power supply-related devices

SPI Serial Peripheral Interface, a 4-Wire synchronous full-duplex serial interface which is composed of a master and one or more slaves, individually

enabled through a Chip Select line

TBM To be measured

TMDS Transition-Minimized Differential Signaling, a method for transmitting high speed serial data, normally used on DVI and HDMI interfaces

UEFI Unified Extensible Firmware Interface, a specification defining the interface between the OS and the board's firmware. It is meant to replace the

original BIOS interface

UIM User Identity Module, an extension of SIM modules.

USB Universal Serial Bus V\_REF Voltage reference Pin

xHCl eXtensible Host Controller Interface, Host controller for USB 3.0 ports, which can also manage USB 2.0 and USB1.1 ports

#### 1.8.1 Trademark Notice

The terms HDMI, HDMI High-Definition Multimedia Interface, and the HDMI Logo are trademarks or registered trademarks of HDMI Licensing Administrator, Inc.



# 1.9 Reference specifications

Here below it is a list of applicable industry specifications and reference documents.

Reference	Link			
ACPI	https://uefi.org/specifications			
AHCI	http://www.intel.com/content/www/us/en/io/serial-ata/ahci.html			
DDC <a href="http://www.vesa.org">http://www.vesa.org</a>				
Gigabit Ethernet <a href="https://standards.ieee.org/standard/802_3-2018.html">https://standards.ieee.org/standard/802_3-2018.html</a>				
HD Audio <a committees="" href="http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/high-definition-audio-specification-spe&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th&gt;HDMI&lt;/th&gt;&lt;th&gt;http://www.hdmi.org/index.aspx&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th&gt;I2C&lt;/th&gt;&lt;th&gt;https://www.nxp.com/docs/en/user-guide/UM10204.pdf&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th&gt;Intel® Front Panel I/O connectivity DG&lt;/th&gt;&lt;th&gt;Intel Technical Library&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th&gt;LVDS&lt;/th&gt;&lt;th&gt;http://www.ti.com/lit/ug/snla187/snla187.pdf&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th&gt;M.2&lt;/th&gt;&lt;th&gt;http://www.pcisig.com/specifications/pciexpress&lt;/th&gt;&lt;/tr&gt;&lt;tr&gt;&lt;th colspan=2&gt;MMC/eMMC &lt;a href=" https:="" jc-64"="" www.jedec.org="">https://www.jedec.org/committees/jc-64</a>				
OpenCL <a href="http://www.khronos.org/opencl">http://www.khronos.org/opencl</a>				
OpenGL	http://www.opengl.org			
PCI Express	http://www.pcisig.com/specifications/pciexpress			
SATA	https://www.sata-io.org			
SD Card Association	https://www.sdcard.org			
SM Bus	http://www.smbus.org/specs			
TMDS	https://www.cablestogo.com/learning/library/digital-signage/intro-to-tmds			
UEFI	http://www.uefi.org			
USB 2.0 and USB OTG	https://www.usb.org/sites/default/files/usb_20_20190524.zip			
USB 3.0	https://usb.org.10-1-108-210.causewaynow.com/sites/default/files/usb_32_20191024.zip			
Intel® Atom™ Elkhart Lake family	Products formerly Elkhart Lake (intel.com)			



# Chapter 2. OVERVIEW

- Introduction
- Technical specifications
- Electrical specifications
- Mechanical specifications
- Block diagram



### 2.1 Introduction

ICARUS is a Single Board Computer in pico-ITX form factor (just 100 x 72mm) based on the Intel® Atom™ X Series, Intel® Celeron® J/N Series and Intel® Pentium® J/N Series family of System-on-Chips (SOCs) formerly coded as Elkhart Lake, a series of Dual / Quad Core SOCs with 64-bit instruction set.

These SOCs embed all the features usually obtained by combination of CPU + platform Controller hubs, all in one single IC, which allows, therefore, the system minimisation and performance optimisation, which is essential for boards with sizes so reduced as for picoITX SBCs, which offers all functionalities of standard PC boards in just 100x72mm.

This single chip solution includes the memory controller, which gives support for up 32-bit Single-/Dual-/Quad-Channel LPDDR4-3200 Memory.

All SOCs embed an Integrated Intel® Integrated Gen11-LP HD Graphics controller, which offer high graphical performances, with support for 4K HW decoding and encoding of HEVC(H.265), H.264 and VP8/VP9. It is also possible the HW video decoding of WMV9/VC1. This embedded GPU can drive three independent displays, by using two DP++ and LVDS, or eDP as factory alternative, interfaces.

Mass Storage capabilities of the board include two external S-ATA Gen3 channels (one available on a standard SATA 7p Male connector, the other on an M.2 Socket 2 Key B Slot and one optional eMMC Drive soldered on board.

Further connectivity features on the board are WWAN M.2 Socket 2 Key B Slot connected to a nanoSIM slot for modems, 2x Gigabit Ethernet connections, one M.2 Socket 1 Key E Slot for WiFi+BT M.2 modules.

The board is available both in commercial and in industrial temperature range.

Please refer to following chapter for a complete list of all peripherals integrated and characteristics.



# 2.2 Technical specifications

#### SOC

Intel® Atom™ x6425RE, Quad Core @1.9GHz, 1.5MB L2 Cache, 12W TDP Intel® Atom™ x6414RE, Quad Core @1.5GHz, 1.5MB L2 Cache, 9W TDP Intel® Atom™ x6212RE, Dual Core @1.2GHz, 1.5MB L2Cache, 6W TDP Intel® Atom™ x6425E, Quad Core @2.0GHz, 1.5MB L2 Cache, 12W TDP Intel® Atom™ x6413E, Quad Core @1.5GHz, 1.5MB L2 Cache, 9W TDP Intel® Atom™ x6211E, Dual Core @1.3GHz, 1.5MB L2Cache, 6W TDP Intel® Pentium® N6415, Quad Core @1.2GHz, 1.5MB L2 Cache, 6.5W TDP Intel® Celeron® N6211, Dual Core @1.2GHz, 1.5MB L2Cache, 6.5W TDP Intel® Pentium® J6426, Quad Core @2.0GHz, 1.5MB L2Cache, 10W TDP Intel® Celeron® J6413, Dual Core @1.8GHz, 1.5MB L2Cache, 10W TDP Intel® Celeron® J6413, Dual Core @1.8GHz, 1.5MB L2Cache, 10W TDP

#### Memory

32-bit Dual-/Quad-Channel LPDDR4-3200 soldered onboard Max memory size 16GB

#### Graphics

Integrated Intel® Gen11-LP HD Graphics controller
Three independent display support
4K HW decoding of HEVC(H.265), H.264 and VP8/VP9, WMV9/VC1
4K HW encoding of HEVC(H.265), H.264 and VP8/VP9

#### Video Interfaces

Dual DP++ connector LVDS interface or eDP interface connector

#### Video Resolution

DP++, support up to 4096x2160 @60Hz LVDS / eDP, resolution up to 1920x1200 @ 60Hz

#### Mass Storage

Optional eMMC 5.0 drive on-board SATA Gen3 7p M connector SSD M.2 Socket 2 Key B lot, size 2242 / 3042 (excludes WWAN modules)

#### Networking

2x Gigabit Ethernet connector WWAN (modem) M.2 Socket 2 Key B 2242 / 3042 slot (excludes SSD interface) Connectivity M.2 Socket 1 Key E 2230 Slot for WiFi+BTLE modules

#### **USB**

USB 3.0 Dual Type-A connector Internal dual USB 2.0 header

#### Audio

HD Audio Codec Line Out + Microphone + S/PDIF Out interfaces on internal header

#### Serial Ports

2 x RS-232/RS-422/RS-485 Serial ports on internal header

#### Other Interfaces

nanoSIM slot for M.2 modems
8 x GPI/Os connector
FAN connector
Switch / LED Front Header connector
I2C + INT# + RST# signals for I2C Touch Screen controller on LVDS connector
Optional TPM 2.0 on-board

Power supply voltage: +12V<sub>DC</sub> ± 5% Cabled coin cell battery for RTC

#### Operating temperature \*\*:

 $0^{\circ}\text{C} \div +60^{\circ}\text{C}$  (Commercial temperature) -40° ÷ +85°C (Industrial temperature)

Dimensions: 72 x 100 mm (2.83" x 3.93").

#### Supported Operating Systems:

Microsoft® Windows® 10 Enterprise (64 bit) Microsoft® Windows® 10 IoT Core (32- /64-bit) Linux 64-bit Yocto (64-bit)

\*\* Measured at any point of SECO standard heatspreader for this product, during any and all times (including start-up). Actual temperature will widely depend on application, enclosure and/or environment. Upon customer to consider application-specific cooling solutions for the final system to keep the heatspreader temperature in the range indicated. Please also check paragraph 5.1

# 2.3 Electrical specifications

The board needs to be supplied only with an external 12V<sub>DC</sub> ± 5% power supply. All the others voltages necessary for the working of the board and of the connected peripherals are derived from the main V<sub>IN</sub> power rail. It is possible to supply the module by using two different power connectors (factory alternatives)

М	Mini-Fit Power Connector – J1 / J2				
Pin	Signal				
1	GND				
2	V <sub>IN</sub>				

The possible power connector is type Molex Mini-Fit connector, and by factory configuration come in the horizontal orientation (J1) with p/n 87427-0202 or in the vertical orientation (J2) with p/n 39-28-1023 or equivalent.

The pin-out is indicated in the table here on the left, and the mating connector is MOLEX p/n 39-01-2020 or equivalent with crimp terminals series 5556/44476.

#### 2.3.1 Power available

When powering the board with a PSU with characteristics greater or equal to the one described at beginning of previous paragraph, please consider well what is the typical scenario for using the board (i.e., which peripherals will be connected)

Internal power section is able to supply a maximum of 8A@5V for external devices supplied directly by the module (i.e. USB devices, optionally SSD or SATA disks, display).

Consider that each USB 2.0 port requires 500mA, and USB 3.0 ports need 0.9A each, so if all 5 USB ports are used, then the 5V power section would be able to supply further 4.7A (about 24W) to other peripherals, like SATA Disk and/or LVDS display. Anyway, if all this current is needed by external peripherals, a 40W PSU cannot supply further power for internal circuitry of the board.

Since all the power must be supplied by an external PSU only, please balance well the typical final configuration, considering both the power consumption of the board itself (in paragraph 2.3.2 are detailed current consumption for possible different SOCs) and the power consumption of external devices.

This way it is possible to calculate preliminarily if a 40W PSU can be sufficient for system needing or if most powerful PSUs are required.

#### 2.3.2 Power consumption

Using the following setup, and using all possible SOCs offered for the board, the current consumption has been measured on +12VDC V<sub>IN</sub> power line.

- O.S. Windows 10
- USB mouse and keyboard connected
- DP++ display connected
- Network connection plugged to Gigabit Ethernet Network.
- TPM 2.0 on-board
- Serial port and HDA
- Bios Release 1.09 Rc01.
- FAN at 100%

	Condifguration							
Status	x6425 Atom (16GB RAM, eMMC 646		x6425RE Atom (8GB RAM, eMMC 64GB)		J6426 Pentium (8GB RAM, eMMC 32GB)		N6211 Celeron (4GB RAM, eMMC 32GB)	
	Average	Peak	Average	Peak	Average	Peak	Average	Peak
Idle, power saving configuration	0.515 A	0.765 A	0.492 A	0.649 A	0.661 A	0.767 A	0.567 A	0.676 A
OS Boot, power saving configuration	0.865 A	1.131 A	0.887 A	1.220 A	0.905 A	1.246 A	0.761 A	1.296 A
Video reproduction@1080p, power saving configuration	0.668 A	0.939 A	0.702 A	1.145 A	0.823 A	1.180 A	0.770 A	1.136 A
Video reproduction 4K, power saving configuration	0.765 A	1.330 A	0.830 A	1.134 A	0.965 A	1.179 A	1.012 A	1.373 A
Intel TAT 100% workload CPU and GFX, 12W TDP limit configuration	1.803 A	2.123 A	1.530 A	1.632 A	1.460 A	1.693 A	1.150 A	1.369 A
Intel TAT 100% workload CPU and GFX, no TDP limit configuration	2.564 A	2.774 A	1.609 A	1.757 A	2.250 A	2.542 A	2.047 A	2.271 A

Independently by the SOC mounted onboard, the following power consumptions are common to all boards:

Battery Backup power consumption: 2.40µA Suspend State power consumption: 159mA Soft-Off State power consumption: 154mA



#### 2.3.3 RTC Battery

For the occurrences when the module is not powered with an external power supply, on board there is a cabled coin Lithium Battery to supply, with a 3V voltage, the Real Time Clock embedded inside the SoC.

Battery used is a cabled CR2032-LD Lithium coin-cell battery, with a nominal capacity of 220mAh.

Ва	Battery connector - J3					
Pin	Signal					
1	V <sub>RTC</sub>					
2	GND					

The battery is not rechargeable, and can be connected to the board using dedicated connector CN3 which is a 2-pin p1.27 mm type MOLEX p/n 53261-0271 or equivalent, with pinout shown in the table on the left.

Mating connector: MOLEX 51021-0200 receptacle with MOLEX 50079-8000 female crimp terminals.

In case of exhaustion, the battery should only be replaced with devices of the same type. Always check the orientation before inserting and make sure that they are aligned correctly and are not damaged or leaking.

Never allow the batteries to become short-circuited during handling.

! CAUTION: handling batteries incorrectly or replacing with not-approved devices may present a risk of fire or explosion.

Batteries supplied with SBC-D63 are compliant to requirements of European Directive 2006/66/EC regarding batteries and accumulators. When putting out of order SBC-D63, remove the batteries from the board in order to collect and dispose them according to the requirement of the same European Directive above mentioned. Even when replacing the batteries, the disposal has to be made according to these requirements.

#### 2.3.4 Power rails naming convention

In all the tables contained in this manual, Power rails are named with the following meaning:

\_RUN: Switched voltages, i.e. power rails that are active only when the board is in ACPI's S0 (Working) state. Examples: +3.3V\_RUN, +5V\_RUN.

\_ALW: Always-on voltages, i.e. power rails that are active both in ACPI's S0 (Working), S3 (Standby) and S5 (Soft Off) state. Examples: +5V\_ALW, +3.3V\_ALW.

\_U: unswitched ACPI S3 voltages, i.e. power rails that are active both in ACPI's S0 (Working) and S3 (Standby) state. Examples: +1.5V\_U


Other suffixes are used for application specific power rails, which are derived from same voltage value of voltage switched rails, if it is not differently stated (for example, +5V<sub>HDMI</sub> is derived from +5V\_RUN, and so on).




# 2.4 Mechanical specifications

According to picolTX form factor, board dimensions are: 72 x 100 mm (4.53" x 6.50").

The printed circuit of the board is made of ten layers, some of them are ground planes, for disturbance rejection.



# 2.5 Block diagram





# Chapter 3. CONNECTORS


- Introduction
- Connectors overview
- Connectors description



# 3.1 Introduction

On the board, there are several connectors located on the lower plane. Standard connectors are placed on the same side of PCB, so that it is possible to place them on a panel of an eventual enclosure.

Please be aware that, depending on the configuration purchased, the appearance of the board could be slightly different from the following pictures.



# 3.2 Connectors overview

Name	Description	Name	Description
J1	Optional Mlni-Fit Power Horizontal	J13	Dual USB 2.0 Internal Header #4 #5
J2	Optional Mlni-Fit Power Vertical	J14	Dual DP++ connector
J3	Cabled Coin Cell Battery	J15	COM Port Internal Header
J4	GbE #1 RJ-45 Connector	J16	Audio header
J5	GbE #2 RJ-45 Connector	J17	M.2 2230 Socket 1 Key E (Connectivity Slot)
J6	LVDS / eDP	J18	M.2 2260/3042 Socket 2 Key B (SSD/WWAN)
J7	GPIO / QEP / PWM header	J19	nanoSIM Slot
J8	I2C / SPI header	J20	3-Wire FAN connector
J9	Buttons / LEDs header	J21	CAN header
J10	SATA 7p M Connector Port #1		
J11	SATA Power Connector		
J12	Dual USB 3.0 Type-A connector [01]	SW1	Recovery switch




# 3.3 Connectors description

#### 3.3.1 USB Connectors

The board offers the possibility of connecting many USB ports.

USB 3.0 ports are carried to a double type-A USB 3.0 receptacle, J12, type Winning p/n WDU3R-18F1B4PBUN3 or equivalent.

More specifically, USB 3.0 port #0 is carried to the upper USB receptacle of J12, while USB 3.0 port #1 is carried to the lower USB receptacle of J12.




Du	Dual USB 2.0 Internal Header #4 #5 – J13				
Pin	Signal				
1	+5V <sub>USB4</sub>				
2	USB_P4-				
3	USB_P4+				
4	GND				
5	+5V <sub>USB5</sub>				
6	USB_P5-				
7	USB_P5+				
8	GND				

There are also two additional USB 2.0 ports (USB #4 and USB #5), which are hosted on a 8-pin, type MOLEX p/n 53398-0871 or equivalent, with the pinout shown in the tables on the left.

All USB ports' voltages  $(+5V_{USBx})$  are derived from  $+5V_{ALW}$  standby voltages. This means that the ports can be powered also when the OS is in Suspend-to-RAM (S3) state in order to support (if enabled) e the "Wake-Up on USB" functionality.

#### 3.3.2 Dual Multimode Display Port Connectors

The board offers two DP++ interfaces available on a dual DP++ connector, J14. More specifically, DDI1 is carried to the upper DP++ receptacle of J14, while DDI2 is carried to the lower DP++ receptacle of J14






#### 3.3.3 LVDS / eDP Connector

LVDS connector – J6						
Pin	Signal	Pin	Signal			
1	VDD_LCD	2	VDD_BKLT			
3	VDD_LCD	4	VDD_BKLT			
5	VDD_LCD	6	VDD_BKLT			
7	3.3V_RUN	8	GND			
9	GND	10	LVDS_A0+ / eDP_0+			
11	LVDS_A1+ / eDP_1+	12	LVDS_A0- / eDP_0-			
13	LVDS_A1- / eDP_1-	14	GND			
15	GND	16	LVDS_A2+ / eDP_2+			
17	LVDS_A3+ / eDP_3+	18	LVDS_A2- / eDP_2-			
19	LVDS_A3- / eDP_3-	20	GND			
21	GND	22	LVDS_A_CLK+ / eDP_AUX+			
23	LVDS_B0+	24	LVDS_A_CLK- / eDP_AUX-			
25	LVDS_B0-	26	GND			
27	GND	28	LVDS_B1+			
29	LVDS_B2+	30	LVDS_B1-			
31	LVDS_B2-	32	GND			
33	GND	34	LVDS_B3+			
35	LVDS_B_CLK+	36	LVDS_B3-			
37	LVDS_B_CLK-	38	GND			
39	GND	40	GND			
41	BKLT_EN	42	BKLT_CTRL			
43	N.C.	44	PANEL_EN			
45	N.C.	46	N.C.			
47	N.C.	48	N.C. / eDP_HPD			
49	LVDS_DID_DAT	50	LVDS_DID_CLK			

The board can be interfaced to LCD displays using its LVDS interface, which allows connecting 18 or 24 bit, single or dual channel displays or an eDP interface as a factory alternative on the same connector.

The LVDS interface is implemented using an eDP to LVDS bridge (NXP PTN3460), which allow the implementation of a Dual Channel LVDS, with a maximum supported resolution of 1920x1200 @ 60Hx (dual channel mode). Such an interface is derived from Processor's eDP Interface.





For the connection, a connector type HR A1014WA-S-2x25P or equivalent (2 x 25p, male, straight, P1, low profile, polarised) is provided.

Mating connector: HR A1014H-2X25P with HR A1014-T female crimp terminals.

Alternative mating connector, MOLEX 501189-5010 with crimp terminals series 501334.

On the same connectors, are also implemented signals for direct driving of display's backlight: voltages (VDD\_LCD and VDD\_BKLT) and control signals (LCD enable signal, PANEL\_EN, Backlight enable signal, BKLT\_EN, and Backlight Brightness Control signal, BKLT\_CTRL).

There are also the signals necessary for driving I2C touchscreens (I2C signals, reset and interrupt request signals).

When building a cable for connection of LVDS displays, please take care of twist as tight as possible differential pairs' signal wires, in order to reduce EMI interferences. Shielded cables are also recommended.

VDD\_LCD: LCD Voltage rail. Its value can be set to +3.3V\_ALW or +5V\_ALW by factory configuration of the circuit breakers BR8 (+5V\_ALW) and BR9 (+3.3V\_ALW).

VDD\_BKLT: Backlight Voltage rail. Its value can be set to +5V\_ALW or +12V\_ALW by factory configuration of circuit breakers BR6 (+12V\_ALW) and BR7 (+5V\_ALW).

Here following the signals related to LVDS management:

LVDS\_A0+/ LVDS\_A0- or eDP\_0+/ eDP\_0-: LVDS Channel A or eDP differential data pair #0.

LVDS\_A1+/ LVDS\_A1- or eDP\_0+/ eDP\_0-: LVDS Channel A or eDP differential data pair #1.

LVDS\_A2+/ LVDS\_A2- or eDP\_0+/ eDP\_0-: LVDS Channel A or eDP differential data pair #2.



LVDS\_A3+/ LVDS\_A3- or eDP\_3+/ eDP\_3-: LVDS Channel A or eDP differential data pair #3.

LVDS\_A\_CLK+/LVDS\_A\_CLK- or eDP\_AUX+/ eDP\_AUX-: LVDS Channel A differential Clock or eDP Auxiliary channel differential pair.

LVDS\_B0+/ LVDS\_B0-: LVDS Channel B differential data pair #0.

LVDS\_B1+/ LVDS\_B1-: LVDS Channel B differential data pair #1.

LVDS\_B2 +/ LVDS\_B2-: LVDS Channel B differential data pair #2.

LVDS\_B3+/ LVDS\_B3-: LVDS Channel B differential data pair #3.

LVDS\_B\_CLK+/LVDS\_B\_CLK-: LVDS Channel B differential Clock.

LVDS I2C DAT: DisplayID I2C Data line for LVDS flat Panel detection. Bidirectional signal, electrical level +3.3V RUN with a  $2k2\Omega$  pull-up resistor.

LVDS\_I2C\_CLK: DisplayID I2C Clock line for LVDS flat Panel detection. Bidirectional signal, electrical level  $+3.3V_RUN$  with a  $2k2\Omega$  pull-up resistor.

eDP\_HPD: Hot plug detect for the eDP interface

#### 3.3.4 SATA Connector

The Elkhart Lake family of SoCs embeds a SATA Controller, which offers two SATA III, 6.0 Gbps interfaces.

Of these interfaces, the SATA #1 channel is carried out to a standard male S-ATA connector, J10 (the SATA #0 channel is available on the M.2 Key B socket, J18).




10nF AC series decoupling capacitors are placed on each line of SATA differential pairs.

S-ATA Power Connector – J11				
Signal				
GND				
GND				
+5V_RUN				

A dedicated power connector, J11, can be used to give supply to external Hard Disks (or Solid State Disks) connected to the SATA male connector.

The dedicated power connector is a 4-pin male connector, type HR p/n A2001WV-S-04 or equivalent, with pinout shown in the table on the left.

Mating connector: HR A2001H-04P housing with HR A2001 series crimp terminals.






#### 3.3.5 M.2 2230 Socket 1 Key E Connectivity Slot

M.2	Connectivity Slot (Sock	et 1	Key E type 2230) – J17
Pin	Signal	Pin	Signal
1	GND	2	+3.3V_ALW
3	USB_P3+	4	+3.3V_ALW
5	USB_P3-	6	
7	GND	8	
9		10	
11		12	
13		14	
15		16	
17		18	GND
19		20	
21		22	
23			
		32	
33	GND	34	
35	PCIE3_Tx+	36	
37	PCIE3_Tx-	38	
39	GND	40	
41	PCIE3_Rx+	42	
43	PCIE3_Rx-	44	
45	GND	46	
47	PCIE3_CLK+	48	
49	PCIE3_CLK-	50	SUS_CLK
51	GND	52	PLT_RST#
53	PCIE3_CLKREQ#	54	KEYE_W_DISABLE2#
55	PCIE_WAKE#	56	KEYE_W_DISABLE1#
57	GND	58	

It is possible to increase the connectivity of the board by using M.2 Socket 1 Key E connectivity slot.

The connector used for the M.2 Connectivity slot is J17, which is a standard 75 pin M.2 Key E connector, type LOTES p/n APCI0076-P001A, H=4.2mm, with the pinout shown in the table on the left.



On the SBC-D63 board there is also a Threaded Spacer which allows the placement of M.2 Socket 1 Key E connectivity modules in 2230 size, shared with the 3042 hole for connector J18.

59		60	
61		62	
63	GND	64	
65		66	
67		68	
69	GND	70	
71		72	+3.3V_ALW
73		74	+3.3V_ALW
75	GND		




#### 3.3.6 M.2 3042 Socket 2 Key B SSD/WWAN Slot

IVI.Z	33D/WWAIN SIDE (SUCKEE 2	Ney	b type 2200/3042) = 318
Pin	Signal	Pin	Signal
1	CONFIG_3	2	+3.3V_ALW
3	GND	4	+3.3V_ALW
5	GND	6	PWR_OFF#
7	USB_P2+	8	KEYB_W_DISABLE1#
9	USB_P2-	10	
11	GND	20	
21	CONFIG_0	22	
23	WAKE_ON_WWAN#	24	
25		26	KEYB_W_DISABLE2#
27	GND	28	
29	USB_SSRX2-	30	UIM_RST#
31	USB_SSRX2+	32	UIM_CLK
33	GND	34	UIM_DATA
35	USB_SSTX2-	36	UIM_PWR
37	USB_SSTX2+	38	
39	GND	40	
41	PCIE2_Rx+ / SATA0_Rx+	42	
43	PCIE2_Rx- / SATA0_Rx+	44	
45	GND	46	
47	PCIE2_Tx- / SATA0_Tx+	48	
49	PCIE2_Tx+ / SATA0_Tx+	50	PLT_RST#
51	GND	52	PCIE2_CLKREQ#
53	PCIE2_CLK-	54	PCIE_WAKE#
55	PCIE2_CLK+	56	
57	GND	58	
59		60	

The mass storage capabilities of the board are completed by an M.2 SSD Slot, which allow plugging M.2 Socket 2 Key B Solid State Drives. The same slot can be used alternatively for the connection of Connectivity modules , using USB 3.0 interface.

The connector used for the M.2 SSD slot is J18, which is a standard 75 pin M.2 Key B connector, type LOTES p/n APCl0087-P001A, H=8.5mm, with the pinout shown in the table on the left.



On the SBC-D63 board there is also a Threaded Spacer which allows the placement of M.2 Socket 2 Key B SSD or WWAN modules in 2260 or 3042 size (this second one is shared with 2230 hole for connector J17).

61		62	
63		64	
65		66	UIM_DETECT
67		68	SUS_CLK
69	CONFIG_1	70	+3.3V_M2
71	GND	72	+3.3V_M2
73	GND	74	+3.3V_M2
75	CONFIG_2		



#### 3.3.7 nanoSIM Slot

nanoSIM Card Slot – J19			
Pin	Signal		
C1	UIM_PWR		
C2	UIM_RST#		
C3	UIM_CLK		
C4			
C5	GND		
C6			
C7	UIM_DATA		

The board can accept nanoSIM cards, for use of M.2 Key B modems.

This card can be inserted in the dedicated slot of connector J19, type Attend p/n 115U-A000 or equivalent. Pinout here reported is related only to signal routing on specific connector; internally the pin-out is the same of any standard nanoSIM card.

For ESD protection, on all signal lines are placed clamping diodes for voltage transient suppression.


#### 3.3.8 Gigabit Ethernet connectors

On board, there are two Gigabit Ethernet connector, for the direct connection of the board to two different wired LANs.

The Ethernet connection is realised by using two different Intel® I21x family Gigabit Ethernet controllers.

First connection is available on connector J4, the second connection is available on RJ-45 connector J5.

This interface is compatible both with Gigabit Ethernet (1000Mbps) and with Fast Ethernet (10/100Mbps) Networks. They will configure automatically to work with the existing network.



Please be aware that it will work in Gigabit mode only in case that it is connected to Gigabit Ethernet switches/hubs/routers. For the connection, cables category Cat5e or better are required. Cables category Cat6 are recommended for noise reduction and EMC compatibility issues, especially when the length of the cable is significant.


On the connectors there are also two bicolor (Green /Yellow) LEDs for each port. Left LED shows 10/100 or 1000 connection: green means 100Mbps connection, yellow means 1000Mpbs connection, when the LED is Off then 10Mpbs or no connection is available. The right LED blinks Green to show ACTIVITY presence.



#### 3.3.9 COM Port Header

	Dual RS-232/RS-422/RS-485 pin header- J15				
Pin	Signal RS-232 mode	Signal RS-485 mode	Signal RS-422 mode		
1	COM0_RxD	COM0_Rx+			
2	COM0_TxD	COM0_Tx-	COM0_Data-		
3	COM0_RTS#	COM0_Tx+	COM0_Data+		
4	COM0_CTS#	COM0_Rx-			
5	GND	GND	GND		
6	COM1_RxD	COM1_Rx+			
7	COM1_TxD	COM1_Tx-	COM1_Data-		
8	COM1_RTS#	COM1_Tx+	COM1_Data+		
9	COM1_CTS#	COM1_Rx-			

The embedded controller of the board manages two 4-wire legacy UARTs, which are carried to as many multistandard RS-232/RS-422/RS-485 transceivers, allowing the implementation of two multistandard serial ports (from now on respectively named COM0 and COM1).



These ports are available on dedicated connector J15, which is an internal 9-pin, type MOLEX p/n 53398-0971or equivalent.

The selection of the kind of interface (RS-232, RS-422 or RS-485) can be made via BIOS.

Please be aware that for proper RS-485 working, the RTS# signals must be used as a handshaking signal, i.e. it is used to control the data flow direction. When RTS# signal is driven low, then the RS-485 port is in receiving mode, when RTS# signal is driven high then the RS-458 port is in transmitting mode.

#### 3.3.10 FAN connector

3-Wire FAN Connector – J20			
Pin	Signal		
1	GND		
2	FAN_POWER		
3	FAN_TACHO_IN		

Depending on the usage model of the board, for critical applications/environments it is available a dedicated connector for an external  $+12V_{DC}$  FAN.

The FAN Connector is a 3-pin single line SMT connector, type MOLEX 53261-0371or equivalent, with pinout shown in the table on the left.



Mating connector: MOLEX 51021-0300 receptacle with MOLEX 50079-8000 female crimp terminals.

Please be aware that the use of an external fan depends strongly on customer's application/installation.

#### 3.3.11 Recovery Switch

In some cases, a wrong configuration of BIOS parameters could lead the module in an unusable state (i.e. no video output, all USB HID devices disabled).

For these cases, on the board it has been placed a 3-way switch which can be used to restore the BIOS to factory default configuration. To do so, it is necessary to place the contact of the switch in 1-2 position, then turn on the module, wait until the board resets itself then turn off the board. The contact MUST be now placed back to 2-3 position.




During normal use, the contact MUST be always placed in 2-3 position.



#### 3.3.12 GPIO Header

GPIO Header – J7				
Pin	Signal from EC	Signal from SoC		
1	+3.3V_RUN	+3.3V_RUN		
2	GPI00	QEPB0 / SPICLK		
3	GPIO1	PWM1 / SPI1_MOSI		
4	GPIO2	QEPIO / SPI1_MISO		
5	GPIO3	QEPA0 / SPI1_CS0#		
6	GPIO4	PWM2 / SPI1_CS1#		
7	GPIO5	QEPB1		
8	GPIO6	QEPI1		
9	GPIO7	QEPA1		
10	GND	GND		


Managed by the Embedded Controller, on the board there are eight GPlOs at electrical level 3.3V with pad shared with eight signals managed by the SoC. These signals are available on connector J7, type MOLEX p/n 53398-1071 or equivalent with pinout shown on the table to the left.



#### 3.3.13 I2C, SPI Header

GPIO Header – J8				
Pin	Signal from EC	Signal from SoC		
1	+3.3V_RUN	+3.3V_RUN		
2	I2C0_SCL	I2CO_SCL		
3	I2C0_SDA	I2CO_SDA		
4	I2C1_SCL	I2C1_SCL		
5	I2C1_SDA	I2C1_SDA		
6	SPI_CS#	SPI3_CS#		
7	SPI_MISO	SPI3_MISO		
8	SPI_MOSI	SPI3_MOSI		
9	SPI_CLK	SPI3_CLK		
10	GND	GND		

Managed by the Embedded Controller, on the board there are two I2C interfaces at electrical level 3.3V with pad shared with two I2C interfaces managed by the SoC. These signals are available on connector J8, type MOLEX p/n 53398-1071 or equivalent with pinout shown on the table to the left.





#### 3.3.14 CAN Header

CAN Header – J21			
Signal			
CANO_H			
CANO_L			
GND			
CAN1_H			
CAN1_L			

On the board there are two CAN interfaces managed using as many MCP2562-E/MF CAN trasnceivers available on connector J21, type MOLEX 53398-0571 or equivalent, with pinout shown on the table to the left.

These interfaces are by default terminated with 120 Ohm resistors, respectively R632 for CAN #0 and R633 for CAN #1, that can be found on the bottom side of the board.



#### 3.3.15 Audio Header

HD Audio Front Panel Header – CN7				
Pin	Signal	Pin	Signal	
1	Mic_ln_L	2	Audio_GND	
3	Mic_ln_R	4	S/PDIF_Out	
5	Line_Out_R	6	Sense1_Return	
7	Audio_GND			
9	Line_Out_L	10	Sense2_Return	

Signals Description

Mic\_In\_L: Analog Port 1 - Microphone Left Channel.

Mic In R: Analog Port 1 - Microphone Right Channel.

Sense1\_Return: Analog Port 1 - Jack detection return signal.

Line\_Out\_L: Analog Port 2 - Headphone Left Channel.

Line Out R: Analog Port 2 - Headphone Right Channel.

Sense2\_Return: Analog Port 2 - Jack detection return signal.

S/PDIF\_Out: S/PDIF AC-coupled output.

The board integrates a High Definition Audio Codec, Cirrus Logic CS4207-CNRZ, for high quality audio implementation.

In order to give the maximum flexibility to the board, it is available a dedicated 9-pin 2.54mm pitch Pin header for external connection of a Line Out output, a Mic In input and also an S/PDIF Output.



Using this dedicated connector, it will be possible to connect any Azalia compliant panel audio jack to remote audio connectors in the preferred position.



#### 3.3.16 Buttons / LED Header

Buttons / LED Header – CN12			
Pin	Signal	Pin	Signal
1	HD_LED_P	2	FP PWR_P/SLP_N
3	HD_LED_N	4	FP PWR_N/SLP_P
5	RST_SW_N	6	PWR_SW_P
7	RST_SW_P	8	PWR_SW_N
9			

To allow the integration of the board inside a box PC-like, there is a connector on the board that allows to remote signals for the Power Button (to be used to put the system in a Soft Off State, or awake from it), for the Reset Button, and the signal for optional LED signaling activity on SATA Channel and Power On states.

The pinout of this connector complies with Intel® Front Panel I/O connectivity Design Guide, Switch/LED Front Panel section, chapter 2.2. It is shown in the table on the left.



Connector CN12 is an internal 9-pin standard male pin header, p 2.54 mm, 5+4 pin, h= 6mm, type NELTRON p/n 2213S-10G-E10 or equivalent.

#### Signals Description

HD LED P: Hard Disk Activity LED signal's pull-up to +5V RUN voltage (510Ω pull-up).

HD LED N: Hard Disk Activity LED output signal

RST SW N: Reset Button GND

RST\_SW\_P: Reset button input signal. This signal has to be connected to an external momentary pushbutton (contacts normally open). When the pushbutton is pressed, the pulse of Reset signal will cause the reset of the board, +3.3V ALW electrical level with 10kΩ pull-up.

PWR SW P: Power button input signal, +3.3V ALW electrical level with  $10k\Omega$  pull-up. This signal has to be connected to an external momentary pushbutton (contacts normally open). Upon the pressure of this pushbutton, the pulse of this signal will let the switched voltage rails turn on or off.

PWR SW N: Power button GND

FP PWR\_P/SLP\_N: Power/Sleep messaging LED terminal 1, +5V\_ALW voltage. Connect it to an extremity of a dual-color power LED for power ON/OF, sleep and message waiting signaling. Please refer to Intel<sup>®</sup> Front Panel I/O connectivity Design Guide, chapter 2.2.4, for LED functionalities and signal meaning.

FP PWR N/SLP P: Power/Sleep messaging LED terminal 2, +5V ALW voltage. Connect it to the other extremity of the dual-color power LED above mentioned.



# Chapter 4. BIOS SETUP

- Aptio setup Utility
- Main setup menu
- Advanced menu
- Chipset menu
- Security menu
- Boot menu
- Save & Exit menu



### 4.1 Aptio setup Utility

Basic setup of the board can be done using American Megatrends, Inc. "Aptio Setup Utility", that is stored inside an onboard SPI Serial Flash.

It is possible to access to Aptio Setup Utility by pressing the <ESC> key after System power up, during POST phase. On the splash screen that will appear, select "SCU" icon.

On each menu page, on left frame are shown all the options that can be configured.

Grayed-out options are only for information and cannot be configured.

Only options written in blue can be configured. Selected options are highlighted in white.

Right frame shows the key legend.

#### **KEY LEGEND:**

← / → Navigate between various setup screens (Main, Advanced, Security, Power, Boot...)

↑/↓ Select a setup item or a submenu

+ / - + and - keys allows to change the field value of highlighted menu item

<F1> The <F1> key allows displaying the General Help screen.

<F2> Previous Values

<F3> key allows loading Optimised Defaults for the board. After pressing <F3> BIOS Setup utility will request for a confirmation, before loading such default values. By pressing <ESC> key, this function will be aborted

<F4> <F4> key allows save any changes made and exit Setup. After pressing <F10> key, BIOS Setup utility will request for a confirmation, before saving and exiting. By pressing <ESC> key, this function will be aborted

<ESC> <Esc> key allows discarding any changes made and exit the Setup. After pressing <ESC> key, BIOS Setup utility will request for a confirmation, before discarding the changes. By pressing <Cancel> key, this function will be aborted

<ENTER> <Enter> key allows to display or change the setup option listed for a particular setup item. The <Enter> key can also allow displaying the setup subscreens.



# 4.2 Main setup menu

When entering the Setup Utility, the first screen shown is the Main setup screen. It is always possible to return to the Main setup screen by selecting the Main tab. In this screen, are shown details regarding BIOS version, Processor type, Bus Speed and memory configuration.

Only two options can be configured:

#### 4.2.1 System Date / System Time

Use this option to change the system time and date. Highlight System Time or System Date using the <Arrow> keys. Enter new values directly through the keyboard, or using + / - keys to increase / reduce displayed values. Press the <Enter> key to move between fields. The date must be entered in MM/DD/YY format. The time is entered in HH:MM:SS format.

Note: The time is in 24-hour format. For example, 5:30 A.M. appears as 05:30:00, and 5:30 P.M. as 17:30:00.

The system date is in the format mm/dd/yyyy.



# 4.3 Advanced menu

Menu Item	Options	Description
Trusted Computing	See submenu	Trusted Computing Settings
ACPI Settings	See submenu	System ACPI parameters
S5 RTC Wake Settings	See submenu	Enable system to wake from S5 using RTC alarm
CPU Configuration	See submenu	CPU Configuration Parameters
AMI Graphic Output Protocol Policy	See submenu	User Selected Monitor Output by Graphic Output protocol
PCI Subsystems Settings	See submenu	PCI Subsystems Settings
Network Stack Configuration	See submenu	Network Stack Settings
CSM Configuration	See submenu	Compatibility Support Module(CSM) Configuration: Enable/Disable, Option ROM execution Settings, etc
NVMe Configuration	See submenu	NVMe Device Options Settings
SDIO Configuration	See submenu	SDIO Configuration Parameters
USB Configuration	See submenu	USB Configuration Parameters
Platform Trust technology	See submenu	Platform Trust Technology
Main Thermal Configuration	See submenu	Main Thermal Configuration
HSUART Transceiver Configuration	See submenu	HSUART Transceiver Configuration Utility
LVDS Configuration	See submenu	LVDS Configuration
SMBIOS Information	See submenu	SMBIOS Information
Embedded Controller	See submenu	Embedded Controller Parameters
M.2 peripheral management	See submenu	M.2 peripheral management
ACPI Devices Configuration	See submenu	ACPI Devices Configuration



#### 4.3.1 Trusted computing submenu

Menu Item	Options	Description
Security Device Support	Enabled / Disabled	Enables or Disables BIOS support for security device. OS will not show the Security Device. TCG EFI protocol and INT1A interface will not be available. When enabled all the following items will be available.
SHA-1 PCR Bank	Enabled / Disabled	Enables or Disables SHA-1 PCR Bank
SHA256 PCR Bank	Enabled / Disabled	Enables or Disables SHA256 PCR Bank
Pending Operation	None / TPM Clear	Schedule an Operation for the Security Device. NTE: your Computer will reboot during restart in order to change State of Security Device.
Platform Hierarchy	Enabled / Disabled	Enables or Disabled the Platform Hierarchy
Storage Hierarchy	Enabled / Disabled	Enables or Disabled the Storage Hierarchy
Endorsement Hierarchy	Enabled / Disabled	Enables or Disabled the Endorsement Hierarchy
TPM2.0 UEFI Spec Version	TCG_1_2 TCG_2	Select the TCG Spec Version support. TCG_1_2 is the compatible mode for Windows 8 / Windows 10. TCG 2 supports the new TCG2 protocol and event format for Windows 10 or later.
Physical Presence Spec Version	1.2 / 1.3	Select to tell OS to support PPI Spec Version 1.2 or 1.3. Please note that some HCK tests might not support 1.3
Device Select	Auto TPM 1.2 TPM 2.0	TPM 1.2 will restrict the support to TPM 1.2 devices only, TPM 2.0 will restrict the support to TPM 2.0 devices only, Auto will support both with the default set to TPM 2.0 devices if not found, TPM 1.2 devices will be enumerated

#### 4.3.2 ACPI Settings submenu

Menu Item	Options	Description
Enable ACPI Auto Configuration	Disabled / Enabled	Enables or Disables BIOS ACPI Auto Configuration. The following menu items will appear only when this menu item is Disabled
Enable Hibernation	Disabled / Enabled	Enables or disables system ability to Hybernate (OS/S4 Sleep State). This option may be not effective with some OS.
ACPI Sleep State	Suspend Disabled S3 (Suspend to RAM)	Select the highest ACPI Sleep state the system will enter when the SUSPEND button is pressed.
Lock Legacy resources	Disabled / Enabled	Enables or Disables Lock of Legacy resources



# 4.3.3 S5 RTC Wake Settings submenu

Menu Item	Options	Description
Wake system from S5	Disabled By Every Day By Day of Month	Enables or disables System Wake on Alarm event. The following menu items will appear only when this voice is not set to Disabled
Wake up hour	023	Sets the wake up hour in 023 format (i.e., 3 means 3am, 15 means 3pm)
Wake up minute	059	Sets the wake up minute
Wake up second	059	Sets the wake up second
Day of Month	131	This item is available only when "Wake system from S5" is set to "By Day of Month". Sets the day of month for Wake on Alarm event. Valid range s from 1 to 31, error checking will be done against month/day/year combinations that are not valid.

## 4.3.4 CPU Configuration submenu

Menu Item	Options	Description
Detailed CPU Information		Shows board's specific SoC information
CPU Power Management	See Submenu	CPU Power Management options
Active Processor Cores	Disabled / Enabled	Number of Cores to enable in each processor package
Core 0 Core 1 Core 2 Core 3	Disabled / Enabled	Core #x Enable / Disable. Only available when "Active Processor Cores" is enabled
Intel Virtualization Technology	Disabled / Enabled	When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology
VT-d	Disabled / Enabled	Enables or disables CPU VT-d
Bi-directional PROCHOT	Disabled / Enabled	When a processor thermal sensor trips (either core), the PROCHOT# will be driven. If bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor
Thermal Monitor	Disabled / Enabled	Enables or disables the Thermal Monitor
Monitor Mwait	Disabled / Enabled / Auto	Enables or disables Monitor Mwait
P-STATE Coordination	HW_ALL / SW_ALL / SW_ANY	Change P-STATE Coordination type
DTS	Disabled / Enabled	Enables or disables the Digital Thermal Sensor



#### 4.3.4.1 CPU Power Management submenu

Menu Item	Options	Description
EIST	Disabled / Enabled	Enables or disables Intel® SpeedStep
Turbo mode	Disabled / Enabled	Only Available when "EIST" is enabled. Enables or disables the Turbo Mode
Boot Performance mode	Max performance Max battery	Select the performance state that the BIOS will set before OS handoff.
Power Limit 1 Enable	Disabled / Enabled	Enables or disables Power Limit 1. When Enabled, the following menu items will appear
Power Limit 1 Clamp Mode	Disabled / Enabled	When Power Limit 1 is Enabled. Enables or disables the Clamp Mode
Power Limit 1 Power	Auto / 3 / 4 / 5 / 6 / 7 / 8 / 9 / 10	Power Limit 1 in Watts. Auto will program Power Limit 1 based on silicon default support value.
Power Limit 1 Time Windows	Auto / 1 / 2 / 3 / 4 / 5 / 6 / 7 / 8 / 10 / 12 / 14 / 16 / 20 / 24 / 28 / 32 / 40 / 48 / 56 / 64 / 80 / 96 / 112 / 128	Power Limit 1 Time Window Value in Seconds. Auto will program the Power Limit 1 Time Window based on silicon default support value

#### 4.3.5 AMI graphic Output Protocol Policy submenu

Menu Item	Options	Description
Output Select	List of available / connected module's video interfaces	User select monitor for graphic console output in the pre-OS phase

#### 4.3.6 PCI Subsystems Settings

Menu Item	Options	Description
Above 4G Decoding	Disabled / Enabled	Globally Enables or Disables 64bit capable Devices to be Decoded in Above 4G Address Space (Only if System Supports 64 bit PCI Decoding)
BME DMA Mitigation	Disabled / Enabled	Re-enable Bus Master Attribute, disabled during Pci enumeration for PCI Bridges after SMM Loocked
Hot-Plug support	Disabled / Enabled	Globally Enables or Disables Hot-Plug support for the entire System. If System has Hot-Plug capable Slots and this option set to Enabled, it provides a Setup screen for selecting PCI resource padding for Hot-Plug



#### 4.3.7 Network Stack configuration submenu

Menu Item	Options	Description
Network Stack	Enabled / Disabled	Enables or disables UEFI Network Stack. When enabled, following menu items will appear
Ipv4 PXE Support	Enabled / Disabled	Enables or disables IPV4 PXE Boot Support. If disabled, IPV4 PXE boot option will not be created
lpv4 HTTP Support	Enabled / Disabled	Enables or disables IPV4 HTTP Boot Support. If disabled, IPV4 HTTP boot option will not be created
lpv6 PXE Support	Enabled / Disabled	Enables or disables IPV6 PXE Boot Support. If disabled, Ipv6 PXE boot option will not be created
lpv6 HTTP Support	Enabled / Disabled	Enables or disables IPV6 HTTP Boot Support. If disabled, Ipv6 HTTP boot option will not be created
PXE boot wait time	[05]	Wait time to press ESC key to abort the PXE boot
Media detect count	[150]	Number of times that the presence of media will be checked

## 4.3.8 CSM configuration submenu

Menu Item	Options	Description
CSM Support	Enabled / Disabled	Enables or disables the Compatibility Support Module. When enabled, the following menu items will appear
GateA20 Active	Upon Request Always	Upon Request: GateA20 can be disabled using BIOS services, Always: do not allow disabling GateA20; this option is useful when any RT code is executed above 1MB.
INT19 Trap Response	Immediate Postponed	BIOS Reaction on INT19 trapping by Option ROM: IMMEDIATE - execute the trap right away; POSTPONED - execute the trap during legacy boot
Boot option filter	UEFI and Legacy Legacy only UEFI only	This option controls Legacy / UEFI ROMs priority
Network	Do not launch UEFI Legacy	Controls the execution of UEFI and Legacy PXE OpROM
Storage	Do not launch UEFI Legacy	Controls the execution of UEFI and Legacy Storage OpROM
Video	Do not launch UEFI Legacy	Controls the execution of UEFI and Legacy Video OpROM



Other PCI devices	Do not launch UEFI Legacy	Determines the OpROM execution policy for devices other than Network, Storage or Video
-------------------	---------------------------------	--

#### 4.3.9 NVMe configuration submenu

NVMe Device Options Settings, depend on NVMe Devices found in the system.

#### 4.3.10 SDIO configuration submenu

Menu Item	Options	Description
SDIO Access Mode	Auto ADMA SDMA PIO	Auto Option: Access the SD Device in DMA mode if the controller supports it, otherwise in PIO Mode. DMA Option: Access the SD Device in DMA mode ADMA Option: Access the SD Device in Advanced DMA mode PIO Option: Access the SD Device in PIO mode
List of SDIO devices found, if available	Auto Floppy Forced FDD Hard Disk	Mass storage device emulation type. 'Auto' enumerates devices less than 530Mb as floppies. Forced FDD option can be used to force HDD formatted drive to boot as FDD.

#### 4.3.11 USB configuration submenu

Menu Item	Options	Description
Legacy USB Support	Enabled / Disabled / Auto	Enables Legacy USB Support. AUTO Option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.
XHCl hand-off	Enabled/ Disabled	This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver.
USB Mass Storage Driver Support	Enabled/ Disabled	Enables or disables USB Mass Storage Driver Support
USB Transfer time-out	1 sec / 5 sec / 10 sec / 20 sec	Sets the time-out value for Control, Bulk and Interrupt transfers
Device reset time-out	10 sec / 20 sec / 30 sec / 40 sec	USB mass storage device Start Unit command time-out
Device power-up delay	Auto / Manual	Sets the maximum time that the device will take before it properly reports itself to the Host controller. 'Auto' uses the default vale (for a Root port it is 100ms, for a Hub port the delay is taken from the Hub descriptor).
Device power-up delay in seconds	[140]	When "Device power-up delay" is set to manual. Delay range in seconds, in increments of one second.



#### 4.3.12 Platform Trust technology submenu

Menu Item	Options	Description
fTPM	Enabled / Disabled	Enable/Disable fTPM

#### 4.3.13 Main Thermal Configuration submenu

Menu Item	Options	Description
Critical Temperature (°C)	Settable Threshold (°C) [80 110]	Above this threshold, an ACPI aware OS performs a critical shut down. Allowed range is from 80 to 110 included, where 110 means disabled.
Passive Cooling Temperature (°C)	Settable Threshold (°C) [60 105]	Above this threshold, an ACPI aware OS begins to lower the CPU speed. Allowed range is from 60 to 105 included, where values not below Critical Temperature mean disabled.
TC1	[016]	Thermal Constant 1: part of the ACPI Passive Cooling Formula
TC2	[016]	Thermal Constant 2: part of the ACPI Passive Cooling Formula
TSP (seconds)	[232]	Period of temperature sampling when Passive Cooling

## 4.3.14 HSUART Transceiver Configuration submenu

Menu Item	Options	Description
HSUART #0 Interface	RS-232 RS-422 RS-485	Select among RS232 (default), RS-422 or RS-485 interface. When selecting RS-422 or RS-485, the following menu item will appear
HSUART #0 RX termination	Disabled / Enabled	RX termination can be enabled when RS-422 or RS-485 is selected.  Disable (default) or enable 120 Ohm RX Termination.
HSUART #0 TX termination	Disabled / Enabled	TX termination can be enabled when RS-422 or RS-485 is selected. Disable (default) or enable 120 Ohm TX Termination.
HSUART #2 Interface	RS-232 RS-422 RS-485	Select among RS232 (default), RS-422 or RS-485 interface. When selecting RS-422 or RS-485, the following menu item will appear
HSUART #2 RX termination	Disabled / Enabled	RX termination can be enabled when RS-422 or RS-485 is selected.  Disable (default) or enable 120 Ohm RX Termination.
HSUART #2 TX termination	Disabled / Enabled	TX termination can be enabled when RS-422 or RS-485 is selected. Disable (default) or enable 120 Ohm TX Termination.



#### 4.3.15 LVDS Configuration submenu

Menu Item	Options	Description
LVDS interface	Enabled / Disabled	Enables or Disables the LVDS interface. When enabled all the following parameters will appear
Edid Mode	External / Default / Custom	Select the source (EDID, Extended Display Identification Data) to be used for the internal flat panel. Depending on the setting chosen, only some of the following option or none will appear.
EDID	640x480 / 800x480 / 800x600 / 1024x600 / 1024x768 / 1280x720 / 1280x800 / 1280x1024 / 1366x768 / 1400x900 / 1600x900 / 1680x1050 / 1920x1080	Only available when Edid Mode is set to "default". Select a software resolution (EDID settings) to be used for the internal flat panel.
Color Mode	VESA 24bpp / JEIDA 24bpp / 18 bpp	Select the color depth of LVDS interface. For 24-bit color depth, it is possible to choose also the color mapping on LVDS channels, i.e. if it must be VESA-compatible or JEIDA compatible.
Interface	Single Channel / Dual Channel	Allows configuration of LVDS interface in Single or Dual channel mode
DE Polarity	Active High Active Low	Data Enable Polarity
V-Sync Polarity	Negative / Positive	Vertical Sync Signal Polarity: Default is Negative (Active Low)
H-Sync Polarity	Negative / Positive	Horizontal Sync Signal Polarity: Default is Negative (Active Low)
LVDS Advanced Options	See Submenu	LVDS Advanced Options Configurations
Save to EEPROM	Enabled / Disabled	Save current LVDS configuration to module EEPROM

#### 4.3.15.1 LVDS Advanced options submenu

Options	Description
No Spreading / 0.5% / 1.0% / 1.5% / 2.0% / 2.5%	Sets spread-spectrum bandwidth of LVDS clock frequency for EMI reduction
150 mV / 200 mV / 250 mV / 300 mV / 350 mV / 400 mV / 450 mV	Sets the LVDS differential output swing level
0 ÷ 255	Minimum T3 timing of panel power sequence to enforce (expressed in units of 50ms)
0 ÷ 255	Minimum T4 timing of panel power sequence to enforce (expressed in units of 50ms)
0 ÷ 255	Minimum T12 timing of panel power sequence to enforce (expressed in units of 50ms.
Enabled / Disabled	When Enabled, T2 is delayed by 20ms ± 50%
	No Spreading / 0.5% / 1.0% / 1.5% / 2.0% / 2.5%  150 mV / 200 mV / 250 mV / 300 mV / 350 mV / 400 mV / 450 mV  0 ÷ 255  0 ÷ 255  0 ÷ 255



T5 Delay	Enabled / Disabled	When Enabled, T5 is delayed by 20ms ± 50%
P/N Pairs Swapping	Enabled / Disabled	Enable or disable LVDS Differential pairs swapping (Positive ⇔ Negative)
Pairs Order Swapping	Enabled / Disabled	Enable or disable channel differential pairs order swapping (A $\Leftrightarrow$ D, B $\Leftrightarrow$ CLK, C $\Leftrightarrow$ C)
Bus Swapping	Enabled / Disabled	Enable or disable Bus swapping (Odd ⇔ Even)
Firmware PLL	0: +/- 1.56% 1: +/- 3.12% 2: +/- 6.25% 3: +/- 12.5% 4: +/- 25% 5: +/- 50% 6: +/- 100%	Set Firmware PLL range

#### 4.3.16 SMBIOS Information

Display only screen, shows information about the module and the Carrier board.

#### 4.3.17 Embedded Controller submenu

Menu Item	Options	Description
Power Fail Resume Type	Always ON Always Off Last State	Specifies what must happen when power is re-applied after a power failure (G3 state). Always ON: the System will boot directly as soon as the power is applied. Always OFF: the system remains in power off State until power button is pressed
No C-MOS battery handling	Disabled / Enabled	This option is enabled when "Power Fail resume Type" is set to Always OFF or Last State.  In system with no C-MOS battery, the chipset always powers on after a power failure: Always OFF Resume Type or Last State when Last State was OFF will therefore require an immediate shutdown
OUT 80 serial redirection port	None 1 2 1+2	Selects which Embedded Controller's UART(s) will receive OUT 80 (Post Codes)
Hardware Monitor		By selecting this item, an information screen with System parameters will appear
Reset Causes Handling		By selecting this item, an information screen with the handling of latest resets causes will appear
Super IO Configuration	See Submenu	Sets the parameters for Serial Ports
Internal FAN Settings	See Submenu	Sets the parameters for internal (i.e. on module) FAN



Watchdog Configuration	See Submenu	Configures the Embedded Controller's Watchdog Timer
GPIO Configurations	See Submenu	Sets the parameters for GPIOs

#### 4.3.17.1 Super IO Configuration submenu

Menu Item	Options	Description
Serial Port 1	Enabled/Disabled	Enables or disables Serial Port 1
Address	0x3F8 0x3E8 0x2F0 0x2E8 0x2E0 0x2A8 0x2A0 0x288 0x280	Serial Port IO Base Address
IRQ	3/4/5/6/7/10/11/14/15	Serial Port IRQ line to assign to Serial Port #1, if enabled.
Serial Port 2	Enabled/Disabled	Enables or disables Serial Port 2
Address	0x3F8 0x3E8 0x2F0 0x2E8 0x2E0 0x2A8 0x2A0 0x288 0x280	Serial Port IO Base Address
IRQ	3/4/5/6/7/10/11/14/15	Select the IRQ line to assign to Serial Port #2, if enabled.

#### 4.3.17.2 Internal FAN Settings submenu

Menu Item	Options	Description
Enhanced 3 wire RPM measurement	Enabled / Disabled	Enabled: on each measurement phase Duty Cycle will be raised to 100% for 100mS then restored to original value to allow a more precise measure avoiding unwanted ripple on tachometer.  Disabled: periodic fan speed up will not occur, but RPM measurement will not be accurate



Automatic Temperature FAN Control	Enabled / Disabled	Disable / Enable Thermal Feed-back FAN Control
AC0 Temperature (°C)	70 / 75 / 80 / 85 / 90 / 95 / 100	Only available when "Automatic Temperature FAN Control" is Enabled  ACO: above this temperature the FAN runs at full speed
AC1 Temperature (°C)	5 / 10 / 15 / 20 /25 / 30 / 35 / 40 / 45 / 50 / 55 / 60 / 65 / 70 / 75 / 80 / 85 / 90 / 95 / 100	Only available when "Automatic Temperature FAN Control" is Enabled. AC1: below this temperature the FAN is OFF; between AC1 and AC0 the FAN runs at low speed: this never happens if AC1 is not below AC0.
Temperature Hysteresis	0 10	Only available when "Automatic Temperature FAN Control" is Enabled.  Value added (when temperature is growing) to the ACx thresholds or subtracted from them (when temperature is decreasing) to avoid oscillations.
Linear Speed change	Enabled / Disabled	Only available when "Automatic Temperature FAN Control" is Enabled. Linear FAN Duty Cycle growth between AC1 and AC0
FAN Duty Cycle (%) Above AC1	0 100	Only available when "Automatic Temperature FAN Control" is Enabled and "Linear Speed change" is Disabled Fan Duty Cycle (%) between AC1 and AC0 (low speed)
Speed Change Duration	0 50	Only available when "Automatic Temperature FAN Control" is Enabled and "Linear Speed change" is Disabled Duration in seconds of linear FAN Speed Change. Allowed range: from 0 to 50.
FAN PWM Frequency	1 60000	Only available when "Automatic Temperature FAN Control" is Disabled.  Sets the frequency of the FAN_PWMOUT signal. Typical values are 100 for a 3-wire device and 20000 for a 4-wire one. Allowed range is 1-60000.
FAN Duty Cycle	0 100	Only available when "Automatic Temperature FAN Control" is Disabled. Default FAN Duty Cycle (%).

#### 4.3.17.3 Watchdog Configuration submenu

Menu Item	Options	Description
Watchdog Status	Disabled / Enabled	Enables or disables the Watchdog Timer. When enabled, the following parameters will appear.
Event action	Raise WDT Signals Power Button Pulse	Action executed at the expiring of the Event time-out.
Reset action	System Reset Power Button Override Raise WDT Signal	Action executed at the expiring of the reset time-out.
Watchdog Delay	060	Minutes before watchdog normal operations starts. During delay time-out, a refresh operation will immediately trigger normal operation.



Event time-out	0 60	Time-out minutes that can pass without refresh before triggering the Event Action. A refresh will restart the time-out.
Reset time-out	1 60	Time-out minutes that can pass without refresh before triggering the Reset Action, this timer will start counting when event time-out is expired.

#### 4.3.17.4 GPIO Configurations submenu

Menu Item	Options	Description
GPO0		
GPO1		
GPO2	Input	
GPO3	Output Low	Configure pin as input or output with a fixed starting value. Last means no changes with respect to the last
GPO4	Output High	boot.
GPO5	Output Last	
GPO6		
GPO7		

#### 4.3.18M.2 peripheral management submenu

Menu Item	Options	Description
WiFi on M.2	Disabled / Enabled	Enable Wifi capabilities from a WiFi M.2 Key E Card
Bluetooth on M.2	Disabled / Enabled	Enable Bluetooth capabilities from a BT M.2 Key E Card
WWAN on M.2	Disabled / Enabled	Enable WWAN capabilities from a WWAN M.2 Key B Card



#### 4.3.19 ACPI Devices Configuration submenu

Menu Item	Options	Description
I2C Device Configuration	See submenu	Install I2C devices on ACPI aware OS

#### 4.3.19.1 I2C Device Configuration submenu

Menu Item	Options	Description
Device type	Disabled / 7bits / 10bits	Select I2C device address format for I2C Bus #4 Device #17
Device type	Disabled / 7bits / 10bits	Select I2C device address format for I2C Bus #4 Device #18
Device type	Disabled / 7bits / 10bits	Select I2C device address format for I2C Bus #4 Device #19
Device type	Disabled / 7bits / 10bits	Select I2C device address format for I2C Bus #4 Device #20



# 4.4 Chipset menu

Menu Item	Options	Description
South Bridge	See submenu	South Bridge Parameters
Uncore Configuration	See submenu	Uncore Configuration Parameters
South Cluster Configuration	See submenu	South Cluster Configuration Parameters

#### 4.4.1 South Bridge submenu

Menu Item	Options	Description
Serial IRQ Mode	Quiet Mode Continuous Mode	Select Serial IRQ Mode. In continuous mode, the host will continually check for device interrupts. In Quiet Mode, Host will wait for a SERIRQ slave to generate a request by driving the SERIRQ line low.
OS Selection	Windows / Android / Win7 / Intel Linux	Select the Target OS

#### 4.4.2 Uncore Configuration submenu

Menu Item	Options	Description
GOP Brightness Level	20/40/60/80/100/120/14 0/160/180/200/220/240/ 255	Set Graphics Output Protocol (GOP) Brightness Level
GOP Brightness Minimum value	0 100	Set GOP Brightness minimum level in %
GOP Brightness PWM Frequency	200 40000	Set GOP Brightness PWM Frequency
DDIO DDC Pull Type	Pull Up 1K Pull Up 2K Pull Up 5K	Sets DDI #0 Pull-up values
DDI1 DDC Pull Type	Pull Up 1K Pull Up 2K Pull Up 5K	Sets DDI #1 Pull-up values
Integrated Graphics Device	Enabled / Disabled	Enable the Integrated Graphics Device (IGD) when selected as the Primary Video Adaptor, or always disable it.
Primary Display	IGD / PCle / HG	Select which of IGD / PCIe /HG graphics device should be the Primary Display
HG Delay After Power Enable	[01000]	Only available when "Primary Display" is set to HG. Delay in milliseconds after power enable
HG Delay After Hold Reset	[01000]	Only available when "Primary Display" is set to HG. Delay in milliseconds after hold reset
RC6 (Render Standby)	Enabled / Disabled	Permits to enable the render standby features, which allows the on-board graphics entering in standby mode to decrease power consumption
GTT Size	2 MB / 4 MB / 8 MB	Select the GTT (Graphics Translation Table) Size
Aperture Size	256 MB	Use this item to set the total size of Memory that must be left to the GFX Engine
DVMT Pre-Allocated	64M / 96M / 128M / 160M / 192M / 224M / 256M / 288M / 320M / 352M / 384M / 416M / 448M / 480M / 512M	Select DVMT5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphic Device
DVMT Total Gfx Mem	128M / 256M / MAX	Select the size of DVMT (Dynamic Video Memory) 5.0 that the Internal Graphics Device will use
Cd Clock Frequency	144 MHz / 288 MHz / 384 MHz / 576 MHz / 624 MHz	Select the highest CD Clock frequency supported by the platform



GT PM Support	Enabled / Disabled	Enable / Disable GT Power Management Support
PAVP Enable	Enabled / Disabled	Enable / Disable Protected Audio Video Playback (PAVP)
Memory Scrambler	Enabled / Disabled	Enable / Disable the Memory Scrambler Support

## 4.4.3 South Cluster Configuration submenu

Menu Item	Options	Description
HD Audio Configuration	See submenu	HD Audio Configuration Settings
LPSS Configuration	See submenu	Low Power Sub System Configuration Settings
PCI Express Configuration	See submenu	PCI Express Configuration Settings
SATA Drives	See submenu	SATA Devices Configuration Setup options
SCC Configuration	See submenu	Storage Control Cluster Configuration Settings
USB Configuration	See submenu	USB configuration Settings
Miscellaneous Configuration	See submenu	Miscellaneous Settings

#### 4.4.3.1 HD Audio Configuration submenu

Menu Item	Options	Description
HD Audio Support	Enabled / Disabled	Enable / Disable HD Audio Support
HD Audio DSP	Enabled / Disabled	Enable / Disable HD Audio DSP

#### 4.4.3.2 LPSS Configuration submenu

Menu Item	Options	Description
I2C #0 (D22:F0)	Disable PCI Mode ACPI Mode	Enable/Disable LPSS I2C #0 Support. This I2C line is not connected to anything, but must be enabled if I2C #4 is required
Set LPSS I2C #0 Speed	Standard Mode Fast Mode Fast Plus Mode	Only available when LPSS I2C #0 is not disabled. Select LPSS I2C #0 Speed
I2C #4 (D23:F0) - Touch screen I2C	Disable PCI Mode	Enable/Disable LPSS I2C #4 Support.



	ACPI Mode	
Set LPSS I2C #4 Speed	Standard Mode Fast Mode Fast Plus Mode	Only available when LPSS I2C #4 is not disabled. Select LPSS I2C #4 Speed

# 4.4.3.3 PCI Express Configuration submenu

Menu Item	Options	Description
Compliance Mode	Enabled / Disabled	Compliance Mode Enable/Disable
PCIE Root Port 3 - M.2 TYPE 2230 (CN15) PCIE Root Port 4 - Internal LAN 0 (CN20) PCIE Root Port 5 - Internal LAN 1 (CN21)	See submenus	Sets the parameters for each single PCI-e Root Port

#### 4.4.3.3.1 PCIE Root Port #x submenus

Menu Item	Options	Description
PCIE Root Port 3 - M.2 TYPE 2230 PCIE Root Port 4 – Internal LAN 0 PCIE Root Port 5 – Internal LAN 1	Auto Enabled Disabled	Controls the PCI Express Root Port. Auto: disable unused root port automatically for the most optimised power saving. Enable: Always enable the PCIe root port. Disable: Always disable the PCIe root port (all the following items will disappear)
ASPM	Disable / LOs	PCI Express Active State Power Management Settings
PCle Speed	Auto Gen1 Gen2	Configure PCle Speed
PCle Selectable De-Emphasis	Enabled / Disabled	When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component.  1b -3.5dB  0b -6dB

#### 4.4.3.4 SATA Drives Configuration submenu

Menu Item	Options	Description
SATA Controller	Enabled / Disabled	Enable / Disable Chipset SATA controller, which supports the 2 black internal SATA ports (up to 3GB/s supported per port).



SATA Test Mode	Enabled / Disabled	Enable / Disable SATA Test Modes
SATA Speed	Gen1 Gen2 Gen3	Select SATA Speed
Port 0 Port 1	Enabled / Disabled	Enable / Disable SATA Port #x

#### 4.4.3.5 SCC Configuration submenu

Menu Item	Options	Description
SCC SD Card Support	Enabled / Disabled	Enable / Disable SCC SD Card Support
SCC eMMC Support	Enabled / Disabled	Enable / Disable SCC eMMC Card Support

#### 4.4.3.6 USB Configuration submenu

Menu Item	Options	Description
xHCl Pre-Boot Driver	Enable / Disable	Enable / Disable the support for XHCl Pre-boot driver.
xHCl Mode	Enable / Disable	Once Disabled, the xHCl Controller function will be disabled, none of the USB devices will be detectable and usable during the boot and in the OS. Do not disable xHCl unless is for debug purposes.
USB Port Disable Override	Enable / Disable	Allows enabling or disabling selectively each single USB port from reporting a device connection to the controller.
USB Port #0 USB Port #1 USB Port #2 USB Port #3 USB Port #4 USB Port #5 USB 3 Port #0 USB 3 Port #1 USB 3 Port #2	Enable / Disable	Only available when "USB Port Disable Override" is Enabled.  Allows enabling or disabling the single USB Port #x. Once disabled, any USB device connected to the corresponding port will not be detected by the BIOS neither by the OS
XDCI Support	Disable / PCI Mode	Enable / Disable XDCI (USB dual role functionality)
XDCI Disable Compliance Mode	FALSE / TRUE	Options to disable XHCI Link Compliance Mode. Default is FALSE to not disable Compliance Mode. Set TRUE to disable Compliance Mode



#### 4.4.3.7 Miscellaneous Configuration submenu

Menu Item	Options	Description
Wake On Lan	Enabled / Disabled	Enable or disable the Wake On LAN Feature
BIOS Lock	Enabled / Disabled	Enables or disables the SC BIOS Lock enable feature. It is required that it is enabled to ensure SMM protection of flash
Flash Protection Range Registers	Enabled / Disabled	Enable Flash Protection Range registers
Reset Power Cycle Duration	1-2 seconds 2-3 seconds 3-4 seconds 4-5 seconds	The value in this register determines the minimum time a platform will stay in reset during a host partition reset with power cycle or a global reset

# 4.5 Security menu

Menu Item	Options	Description
Setup Administrator Password		Set Setup Administrator Password
User Password		Set User Password
Secure Boot	See Submenu	Customizable Secure Boot Settings

#### 4.5.1 Secure Boot submenu

Menu Item	Options	Description
Secure Boot	Enabled / Disabled	Secure Boot is activated when the Platform Key (PK) is enrolled, System Mode is User/Deployed and CSM function is disabled.
Secure Boot Customization	Standard / Custom	Set UEFI Secure Boot Mode to STANDARD Mode or CUSTOM mode. This change will be effective after save. And after reset, the mode will return to Standard
Restore Factory Keys		Active only when "Secure Boot Customization" is set to Custom. Force System to User Mode. Configure NVRAM to contain OEM-defined factory default Secure Boot keys
Key management	See submenu	Enable expert users to modify Secure Boot Policy variables without full authentication

#### 4.5.1.1 Key Management submenu

Menu Item	Options	Description
Factory Keys Provision	Enabled / Disabled	Provision factory default keys on next re-boot only when System in Setup Mode
Restore Factory Keys		Force System to User Mode. Configure NVRAM to contain OEM- defined factory default Secure Boot keys
Enroll Efi Image	File System Image	Run selected image in Secure Boot mode. Enrol SHA256 Hash Certificates of image into Authorized Signature Database
Restore DB defaults		Restore DB variable to factory defaults
Platform key (PK) Key Exchange Keys Authorized Signatures Forbidden Signatures Authorized Timestamps OS Recovery Signatures	Set New Var Append Key	Enrol factory Defaults or load certificates from a file:  1. Public Key Certificate in:  a) EFI_SIGNATURE_LIST  b) EFI_CERT_X509 (DER encoded)  c) EFI_CERT_RSA2048 (bin)  d) EFI_CERT_SHA256,384,512  2. Authenticated UEFI variables  3. EFI PE/COFF Image (SHA256), Key Source: Factory, External, Mixed



# 4.6 Boot menu

Menu Item	Options	Description
Setup Prompt Timeout	0 65535	Number of seconds to wait for setup activation key. 655535 means indefinite waiting.
Bootup NumLock State	On / Off	Select the Keyboard NumLock State at boot
Quiet Boot	Enabled / Disabled	Enables or Disables Quiet Boot options
New Boot Option Policy	Default Place First Place Last	Controls the placement of newly detected UEFI boot options
Boot Mode Select	LEGACY UEFI	Select the boot mode between Legacy and UEFI
Boot Option #1 Boot Option #2 Boot Option #3 Boot Option #4 Boot Option #5 Boot Option #6 Boot Option #7 Boot Option #8	Hard Disk0 Hard Disk1 eMMC CD/DVD SD USB Device Network Other Device Disabled	Select the system boot order
UEFI Other Drive BBS Priorities	See submenu	Specifies the Boot Device Priority sequence from available UEFI Drives

#### 4.6.1.1 UEFI Other Drive BBS Priorities submenu

Menu Item	Options	Description
Boot Option #1	Windows Boot Manager Disable	Sets the system boot manager order



# 4.7 Save & Exit menu

Menu Item	Options	Description
Save Changes and Exit		Exit system setup after saving the changes.
Discard Changes and Exit		Exit system setup without saving any changes.
Save Changes and Reset		Reset the system after saving the changes.
Discard Changes and Reset		Reset the system without saving any changes.
Save Changes		Save the changes done so far to any of the setup options.
Discard Changes		Discard the changes done so far to any of the setup options.
Restore Defaults		Restore/Load Default values for all the setup options
Save as User Defaults		Save the changes done so far as User Defaults
Restore User Defaults		Restore the User Defaults to all the setup options
List of EFI boot managers available		Boot override to selected boot manager
Launch EFI Shell from filesystem device		Attempt to Launch the EFI Shell application (Shell.efi) from one of the available filesystem devices



# Chapter 5. APPENDICES

Thermal Design



## 5.1 Thermal Design

A parameter that has to be kept in very high consideration is the thermal design of the system.

Highly integrated modules, like ICARUS board, offer to the user very good performances in minimal spaces, therefore allowing the system's minimization. On the counterpart, the miniaturizing of IC's and the rise of operative frequencies of processors lead to the generation of a big amount of heat, that must be dissipated to prevent system hang-off or faults.

The board can be used along with specific heatspreaders, but please remember that they will act only as thermal coupling device between the board itself and an external dissipating surface/cooler. The heatspreader also needs to be thermally coupled to all the heat generating surfaces using a thermal gap pad, which will optimize the heat exchange between the module and the heatspreader.

The heatspreader is not intended to be a cooling system by itself, but only as means for transferring heat to another surface/cooler, like heatsinks, fans, heat pipes and so on.

When using the board, it is necessary to consider carefully the heat generated by the module in the assembled final system, and the scenario of utilization.

Until the board is used on a laboratory shelf, on free air, just for software development and system tuning, then a heatsink with integrated fan could be sufficient for board's cooling. Anyhow, please remember that all depends also on the workload of the processor. Heavy computational tasks will generate much heat with all SOCs versions.

Therefore, it is always necessary that the customer studies and develops accurately the cooling solution for his system, by evaluating processor's workload, utilization scenarios, the enclosures of the system, the air flow and so on.

SECO can provide ICARUS specific passive heatspreaders and active heatsinks with fan, but please remember that their use must be evaluated accurately inside the final system, and that they should be used only as a part of a more comprehensive ad-hoc cooling solutions.

Ordering Code	Description		
SD63-DISS-1-C	ICARUS Heat Spreader (PASSIVE) for Celeron/Pentium CPUs		
SD63-DISS-1-I	ICARUS Heat Spreader (PASSIVE) for Atom CPUs		
SD63-DISS-3-C	ICARUS Heat Sink (ACTIVE) for Celeron/Pentium CPUs		
SD63-DISS-3-I	ICARUS Heat Sink (ACTIVE) for Atom CPUs		





SECO S.p.A. - Via A. Grandi, 20 52100 Arezzo - ITALY Ph: +39 0575 26979 - Fax: +39 0575 350210 <u>www.seco.com</u>